

# Design Space Exploration of Memory Model for Heterogeneous Computing Jieun Lim\*, Hyesoon Kim+







### Introduction


Heterogeneous computing has become a major architecture trend

☑ CPU+GPU, Near data processing systems (NDP)

- How to design memory system
  - Strongly coupled with architecture design and programming model
    Difficult to compare models

#### Goal

- Understand a trade-off in memory system design decisions
- Evaluate the overhead of design options








# **Study Objective**

- Evaluate various memory system design options
- Decouple hardware architecture issues and programming models issues
- Evaluation categories
  - Memory space
  - ☑ Locality management
  - Communication overhead






# **Memory Address Space Design Options**








# **Unified Memory Address Space**





Georgia Tech COMParch

# **Disjoint Address Space**




c.f.) physically shared cache can be used as disjoint address space (e.g. Intel's Sandia)

6




# **Partially-shared Address Space**





### Asymmetric Distributed Shared Memory (ADSM)



int kernel(...) // initialize a, b, c, d, e, f int \*a = malloc(...); int \*b = malloc(...); int \*c = malloc(...); int \*d = malloc(...); int \*e = malloc(...); int \*f = malloc(...); // no duplicated GPU pointers a = adsmAlloc (64B); // allocate mem space in the GPU b = adsmAlloc (64B); // allocate mem space in the GPU c = adsmAlloc (64B); // allocate mem space in the GPU copyfromCPUtoGPU(a,b,c); // send data from CPU to GPU addGPUTwoVectors (a, b, c); // c = a+b; Explicit data addTwoVectors (d, e, f); // f = d+e transfer: C2G addTwoVectors (c, f, f); // f = c+f accfree(a); accfree(b); accfree(c); CPU 📌 GPU ADSM

Gelado et al. ASPLOS10 (GMAC)


Georgia Tech COmparch

- ADSM: one PU can access the entire memory, but the other cannot
  - Provide a shared space with discrete memories
- ADSM uses a special memory allocation function, adsmAlloc, to allocate data into the shared memory space
- Unlike the disjoint memory address space, there is no need to transfer data back to the host memory space




# Locality Management

- Implicit vs. Explicit management
  - ☑ Implicit: hardware manages locality (hardware cache)
  - Explicit: programmer manages locality (software managed cache)
- Shared memory space: all implicit, all explicit
- Various options in partially shared space
  - Implicit-private-explicit-shared
  - Explicit-private-Implicit-shared
  - 🛛 Hybrid mechanisms
    - Implicit-private-explicit-private-explicit-shared (CPU and GPU have different management)
    - Implicit-private-explicit-private-implicit-shared (CPU and GPU have different management)
  - Partially shared space provides the most number of options





# Hardware Implementation of Hybrid Mechanisms




- If CPU and GPU share a cache
- Tag bit to indicate Explicit management
- Explicit cache size should be smaller than shared cache
- cache replacement policy: Implicit cache block cannot evict an explicit cache block






# **Communication Options (1)**




#### **Physically shared cache**

Shared object can be directly updated inside the shared cache



System BUS such as PCI-E, or a processor BUS





**Cache coherence** 





# **Communication Options (2)**





#### **Memory controllers**

XBOX360 allows direct communication using the L2 cache for some graphics data, but they do not fully shared data using the cache Does not require any software or hardware coherence support

#### Interconnection network + DMA

Uses an interconnection network system to directly communicate without necessarily going through memory controllers

#### e.g. )IBM cell





Georgia (Comparch



### **Heterogeneous Architecture Summary**

scheme	address space	Connection	coherence	how to use shared data	consistency	synchronization	Locality
CPU+CUDA* [28]	disjoint	PCI-E	-	NA	weak consistency	-	impl-pri-expl-pri
EXOCHI [32]	unified	Memory controller	can be coherent	CHI runtime API	weak consistency	unknown	impl-pri
CPU+LRB [30]	partially shared	PCI-E	coherent only in LRB/CPU	type qualifier, ownership	weak consistency	APIs	impl-pri
COMIC [21]	unified	interconnection	directory	COMIC API functions	centralized re- lease consistency	barrier function	expl-pri-impl-pri-impl- shared
Rigel [18]	unified	interconnection	HW/SW	global memory operation	weak consistency	implicit bar- rier/Rigel LPI	expl
GMAC [9]	ADSM	PCI-E	GMAC proto- col	global memory operation	weak consistency	sync API	expl-private-impl-shared
Sandy Bridge [14]	disjoint	Memory controller	-	-	weak consistency	-	impl-priv-exp-priv
Fusion [2]	disjoint	Memory controller	-	-	-	-	-
IBM Cell [13]	disjoint	interconnection	-	-	weak consistency	-	expl-pri-impl-priv-impl- shared
Xbox 360 [3]	disjoint	cache/FSB	-	Lock-set cache, copy	-	-	impl-priv-exp-shared
CUBA [8]	disjoint	BUS	-	direct access to local storage	weak consistency	-	exp-priv
CUDA 4.0	unified	-	-	explicit copy	weak consistency	-	exp-priv
OpenCL	unified	-	-	explicit copy	weak consistency	-	exp-priv

None of the heterogeneous computing system has employed a unified, fully-coherent, strong-consistent memory system yet

Most proposed/existing systems have disjoint memory systems



## **Evaluation**

#### MacSim (GT) cycle-level simulator Intel's Sandy Bridge like configuration + NVIDIA's Fermi like GPU configuration Benchmarks


Name	compute pattern	# of instructions (CPU)	(GPU)	# (serial)	# of communications	initial transfer data size (B)
matrix mul [28]	fully parallel, no comm during computation	8585229	8585228	16384	2	524288
merge sort [28]	parallel -> merge -> sequential	161233	157233	97668	2	39936
dct [28]	fully parallel, no comm. during computation	2359298	2359298	262144	2	262244
reduction	parallel -> merge -> sequential	70006	70001	99996	2	320512
convolution [28]	parallel -> merge -> parallel	448260	448259	65536	3	65536
k-mean	parallel -> merge -> sequential (repeated)	1847765	1844981	36784	6	136192

• Parameters of modeling communication overhead

Name	Description	System	Latency (cycles)		
api-pci	mem copy using PCI-E	CPU+CUDA, GMAC	33250+data_size/tr*f		
api-acq	acquire action	LRB	1000		
api-tr	data transfer	LRB	7000		
lib-pf	page fault	LRB	42000		



#### Evaluation of Five Heterogeneous Architecture Configuration




Georgia Tech Comparch

- Compare five systems
  - ☑ IDEAL-HETERO : unified and fully coherent
  - ☑ CPU+CUDA : disjoint space + PCI-E
  - ☑ LRB : partially-shared space + PCI aperture
  - GMAC : ADSM+PCI-E
  - Fusion : disjoint space + memory controller



# **Memory Space Effects**





### **Programmability vs. Memory Address Space**

	Comp	UNI	PAS	DIS	ADSM
matrix mul	39	0	2	9	6
merge sort	112	0	2	6	4
dct	410	0	2	6	4
reduction	142	0	2	9	6
convolution	75	0	4	9	6
k-mean	332	0	6	6	4

The number of source lines to handle data communication

Different programming options affect how easy/difficult it is to write programs

Use the number of source lines to indicate programmability The number of additional source lines that are required to handle explicit data communication and data handling operations

Unified < partially-shared <= ADSM < disjoint</li>
 ☑ Unified space does not require any special APIs
 ☑ Disjoint memory space requires the most additional source code lines



### Conclusion

We exploited the design space of heterogeneous computing memory systems

memory space does not affect performance significantly

- Partially shared memory space is the most promising option
  - ☑ provides many hardware design options (locality managements) and moderately good programmability





